Paper Search Console

Home Search Page About Contact

Journal Title

Title of Journal:

Search In Journal Title:

Abbravation:

Search In Journal Abbravation:

Publisher

Springer, Boston, MA

Search In Publisher:

DOI

10.1007/s13157-011-0153-z

Search In DOI:

ISSN

Search In ISSN:
Search In Title Of Papers:

PinLevel Hardware Fault Injection Techniques

Authors: Pedro Gil Sara Blanc Juan José Serrano
Publish Date: 2003
Volume: , Issue: , Pages: 63-79
PDF Link

Abstract

Among hardware fault injection techniques involved in the validation of fault tolerant systems pinlevel fault injection is one of the more relevant techniques of the last years The technique is suitable for injecting faults in the real system under test or in a prototype Tools based on this technique are generic being possible the reusability of the tool They are developed externally to the target causing no execution overhead on the system This chapter presents a general overview about pinlevel fault injection with a state of the art including the more remarkable features of the technique Finally the tool AFIT developed by the Polytechnic University of Valencia Spain is described as a real implementation of the technique Moreover it presents an example about the methodology carried out in fault injection campaigns and the usability of the pinlevel fault injection technique


Keywords:

References


.
Search In Abstract Of Papers:
Other Papers In This Journal:


    Search Result: