Paper Search Console

Home Search Page About Contact

Journal Title

Title of Journal: J Sign Process Syst

Search In Journal Title:

Abbravation: Journal of Signal Processing Systems

Search In Journal Abbravation:

Publisher

Springer US

Search In Publisher:

DOI

10.1002/jps.2600811018

Search In DOI:

ISSN

1939-8115

Search In ISSN:
Search In Title Of Papers:

Times Square – Marriage of RealTime and LogicalT

Authors: Heejong Park Zhenmin Li Avinash Malik Zoran Salcic
Publish Date: 2015/03/26
Volume: 84, Issue: 1, Pages: 163-180
PDF Link

Abstract

In this paper we introduce exact and nonexact realtime waits in the reactive Globally Asynchronous Locally Synchronous GALS programming languages and synchronous languages as their subset The language constructs that allow use of realtime waits are illustrated on the SystemJ GALS language They allow system designers to explicitly use at the specification level not only logical time but also realtime in order to control program execution We transform the realtime constructs into a logical model of time and statically bound the amount of delay introduced by these constructs In addition the introduced concepts utilize execution platforms that allow finding best and worst reaction time of a GALS or synchronous program

Keywords:

References

.
Search In Abstract Of Papers:
Other Papers In This Journal:
  1. Biometric-oriented Iris Identification Based on Mathematical Morphology
  2. Tracking Forecast Memories for Stochastic Decoding
  3. Exploration of Soft-Output MIMO Detector Implementations on Massive Parallel Processors
  4. Power Efficient Signal Processing for mmWave 5G Systems
  5. An Efficient Architecture for Sequential Monte Carlo Receivers in Wireless Flat-Fading Channels
  6. Energy Efficiency Optimization for Communication of Air-Based Information Network with Guaranteed Timing Constraints
  7. Embedded Hypercube Graph Applied to Image Analysis Problems
  8. The Rate-Distortion Optimized Compressive Sensing for Image Coding
  9. A 13 Gbps, 0.13 μ m CMOS, Multiplication-Free MIMO Detector
  10. Automatic Synthesis of Parsers and Validation of Bitstreams Within the MPEG Reconfigurable Video Coding Framework
  11. Editorial
  12. DART—a High Level Software-Defined Radio Platform Model for Developing the Run-Time Controller
  13. Utilization of Pipeline Technique in AOP Based Multipliers with Parallel Inputs
  14. Design and Analysis of Hierarchically Modulated BICM-ID Receivers With Low Inter-Layer Interferences
  15. Area Efficient Sequential Decimal Fixed-point Multiplier
  16. Design of High Performance 8 bit Multiplier using Vedic Multiplication Algorithm with McCMOS Technique
  17. Power-Efficient State Exchange Scheme for Low-Latency SMU Design of Viterbi Decoder
  18. Traceback-Based Optimizations for Maximum a Posteriori Decoding Algorithms
  19. An Authentication Technique for Image/Legal Document (ATILD)
  20. Matrix Merging Scheme and Efficient Decoding Techniques for Reconfigurable QC-LDPC Decoders
  21. Real-Time Embedded Software Design for Mobile and Ubiquitous Systems
  22. A High-level Microprocessor Power Modeling Technique Based on Event Signatures
  23. Optimized Implementation of RNS FIR Filters Based on FPGAs
  24. Entropy Power Inequality for Learning Optimal Combination of Kernel Functions
  25. Dynamic Spectrum Access is the Solution: What’s the Problem?
  26. AI Based Network and Radio Resource Management in 5G HetNets
Search Result: