Paper Search Console

Home Search Page About Contact

Journal Title

Title of Journal: Analog Integr Circ Sig Process

Search In Journal Title:

Abbravation: Analog Integrated Circuits and Signal Processing

Search In Journal Abbravation:

Publisher

Kluwer Academic Publishers

Search In Publisher:

DOI

10.1007/s11120-010-9612-2

Search In DOI:

ISSN

1573-1979

Search In ISSN:
Search In Title Of Papers:

A 18 V trimode ΣΔ modulator for GSM/WCDMA/WLAN w

Authors: Ling Zhang Hyung Joon Kim Vinay Nadig Mohammed Ismail
Publish Date: 2006/09/11
Volume: 49, Issue: 3, Pages: 323-341
PDF Link

Abstract

The next generation of cellular systems will be increasingly similar to a data communication system Not only will it transfer voice and multimedia data it will also be integrated with WLAN to access Internet whenever possible Thus these cellular systems need highly integrated multistandard receivers The design of the A/D converter in such receivers is a big challenge A GSM/WCDMA/WLAN trimode receiver is first designed on the system level A reconfigurable ΣΔ modulator which is suitable for GSM/WCDMA/WLAN receiver is then proposed in this paper According to the different signal bandwidth and Dynamic Range DR specifications this ΣΔ modulator is reconfigured to achieve the required dynamic range with less power consumption The prototype is implemented in TSMC 018μm CMOS process with 18 V power supply The circuit achieves signaltonoiseanddistortionratio of 82 dB for GSM 75 dB for WCDMA and 58 dB for WLANLing Zhang obtained her BS and MS degrees in Automatic Control from Beijing University of Aeronautics and Astronautics Beijing China in 1993 and 1996 respectively She received the PhD degree in Electrical Engineering from the Ohio State University Columbus OH in 2005 She is currently with Nvidia Corporation Santa Clara CA Her research interests lie in mixedsignal circuits including multistandard wireless receiver design high speed sigmadelta ADC and frequency synthesizer/PLL/CDRVinay Nadig was born in Bangalore India in 1977 He received the MS degree in Electrical Engineering from The Ohio State University and is currently working towards his PhD degree there His research interests include low power sigma delta ADCs for wireless receivers and design methodologies for complex mixed signal systemsMohammed Ismail has over 20 years experience of RD in the fields of analog RF and mixed signal integrated circuits He has held several positions in both industry and academia and has served as a corporate consultant to nearly 30 companies in the US Europe and the far east He is The Founding Director of the Analog VLSI Lab at Ohio State and has advised the thesis work of 39 PhD and over 75 MS students His current interest lies in research involving digitally programmable/configurable fully integrated radios with focus on low voltage/low power firstpass solutions for 3G and 4G wireless handheldsHe publishes intensively in this area and has been awarded 11 patents He has coedited and coauthored several books including a text on Analog VLSI Signal and Information Processing McGraw Hill His last book 2004 is entitled CMOS PLLs and VCOs for 4G Wireless Springer He cofounded ANACADEgypt now part of Mentor Graphics Inc and Spirea AB Stockholm now Firstpass Technologies Inc a developer of CMOS radio and mixed signal IPs for handheld wireless applicationsDr Ismail has been the recipient of several awards including the US National Science Foundation Presidential Young Investigator Award the US Semiconductor Research Corp Inventor Recognition Awards in 1992 and 1993 the Ohio State Lumley Research Award in 1992 1997 and 2002 and a Fulbright/Nokia fellowship Award in 1995 He is the founder of the International Journal of Analog Integrated Circuits and Signal Processing Springer and serves as the Journals EditorInChief He has served as Associate Editor for many IEEE Transactions was on the Board of Governors of the IEEE Circuits and Systems Society and is the Founding Editor of “The Chip” a Column in The IEEE Circuits and Devices Magazine He obtained his BS and MS degrees in Electronics and Communications from Cairo University Egypt and the PhD degree in Electrical Engineering from the University of Manitoba Canada He is a Fellow of IEEE


Keywords:

References


.
Search In Abstract Of Papers:
Other Papers In This Journal:

  1. Wide-locking range ÷3 series-tuned injection-locked frequency divider
  2. Evaluating the use of adder compressors for power-efficient HEVC interpolation filter architecture
  3. Analytical modeling methodology for ultrawideband low noise amplifiers with generalized filter-based impedance matching
  4. Low-voltage low-power improved linearity CMOS active resistor circuits
  5. Systematic design of analog integrated circuits using ant colony algorithm based on noise optimization
  6. Clock jitter impact on the performance of general charge sampling amplifiers
  7. Design of PR NMDFB based up and down converters for transmit downlink and receive uplink of combined 3GPP LTE and UMTS radios
  8. Automatic tuning of digitally-controllable positive-feedback OTAs in continuous-time sigma–delta modulators
  9. The “Analog Journal” celebrates its 20th Anniversary!
  10. Power fingerprinting in SDR integrity assessment for security and regulatory compliance
  11. Voltage mode third order quadrature oscillators using OTRAs
  12. Construction of CDBA and CDTA behavioral models and the applications in symbolic circuits analysis
  13. High speed BiCMOS linear driver core for segmented InP Mach-Zehnder modulators
  14. Modeling, simulation and implementation of circuit elements in an open-source tool set on the FPAA
  15. A 2.4-GHz low power polar transmitter for wireless body area network applications
  16. A 1-mW K-band gate AC-coupled VCO with 0.25 V supply voltage
  17. A technique for improving gain and noise figure of common-gate wideband LNAs
  18. On the design of feed-forward ΣΔ interface for MEMS based accelerometers
  19. On the design of feed-forward ΣΔ interface for MEMS based accelerometers
  20. Energy-efficient and area-efficient tri-level floating capacitor switching scheme for SAR ADC
  21. Implementation of an SDR system using an MPI-based GPU cluster for WiMAX and LTE
  22. A digital processor for full calibration of pipelined ADCs
  23. A wide-range VCO with an automatic frequency, amplitude and gain calibration loop
  24. A digitally-assisted error compensation grouping method for element matching improvement in data converters
  25. Low-power operational transconductance amplifier with slew-rate enhancement based on non-linear current mirror
  26. A novel design of local-feedback MOS transconductor using techniques for cancellation of mobility degradation and linearization of differential output current characteristic
  27. A high-frequency CMOS multi-modulus divider for PLL frequency synthesizers
  28. A high speed four-stage operational amplifier in 65 nm CMOS
  29. Optimal superior-order curvature-corrected voltage reference based on the weight difference of gate-source voltages
  30. A low-cost programmable clock generator for switched-capacitor circuit applications
  31. Quantum-inspired evolutionary algorithm for analog test point selection
  32. A 1-V, 6-nW programmable 4th-order bandpass filter for biomedical applications
  33. An adaptive voltage scaling DC–DC converter based on embedded pulse skip modulation
  34. High-Gain Class-AB OTA with Low Quiescent Current
  35. A self-powered power conditioning circuit for battery-free energy scavenging applications
  36. Fully integrated 1.2-μA and 13-μA quiescent current LDOs with improved transient response
  37. On the design of active inductors with current-controlled voltage sources
  38. Design of a laminated current cell relocation 12-bit CMOS D/A converter with a high output impedance technique and a merged switching logic
  39. New RF power amplifiers modeling and identification for wideband applications
  40. Novel detector implementations for 3G LTE downlink and uplink
  41. A low-power transmission-gate-based 16-bit multiplier for digital hearing aids
  42. Comment on “realization of series and parallel R-L and C-D impedances using single differential voltage current conveyor”
  43. A 2.4 GHz low power wireless transceiver analog front-end for endoscopy capsule system
  44. A broad-band V-band power amplifier using a reduced access-resistance transistor layout in 65-nm CMOS
  45. Comparison of high impedance input topologies with low EMI susceptibility
  46. Nonlinear modeling and analysis of a Doherty power amplifier driven by non-constant envelope signals
  47. Hybrid delta-sigma ADC
  48. A 1-GS/s 6-bit folding and interpolating ADC in 0.13-μm CMOS
  49. Introduction to the Special issue on IEEE-Latin American Symposium on Circuits and Systems

Search Result: