Paper Search Console

Home Search Page About Contact

Journal Title

Title of Journal: Analog Integr Circ Sig Process

Search In Journal Title:

Abbravation: Analog Integrated Circuits and Signal Processing

Search In Journal Abbravation:

Publisher

Springer US

Search In Publisher:

DOI

10.1016/0304-4149(95)00071-2

Search In DOI:

ISSN

1573-1979

Search In ISSN:
Search In Title Of Papers:

Design of PR NMDFB based up and down converters fo

Authors: fredric j harris Elettra Venosa Xiaofei Chen Chris Dick
Publish Date: 2013/08/07
Volume: 78, Issue: 3, Pages: 633-644
PDF Link

Abstract

In this paper we present a novel application of perfect reconstruction PR nonmaximally decimated NMD filter banks whose assembly gives life to compact digital up converter and digital down converter for combined Third Generation Partnership Protocol Long Term Evolution radios and Universal Mobile Telecommunications System radios which are Wideband Code Division Multiple Access based The design of the PR NMD analysis–synthesis chains in both transmit downlink and receive uplink has been optimized to maximize the performance according to the specific application scenario In the receive uplink an 80path 40to1 PR NMD polyphase down converter channelizer accomplishes the preprocessing task of decomposing the whole input frequency range and of aliasing all the spectral fragments to baseband while reducing the signal sample rate A selector block is in charge of connecting the ports which contain the fragments belonging to the same band to a proper PR 2toN up converter channelizer which synthesizes them in baseband The dual architecture composed of small Nto2 polyphase down converters followed by an 80path 2to40 up converter has been designed for the transmit downlink The down converters accomplish the preprocessing task of decomposing the input spectra and of simultaneously aliasing their fragments to baseband while reducing the input sample rate to 768 Msps The 80path 1to40 up converter accomplishes the task of recombining the spectral fragments at the desired center frequencies while increasing the signal sample rate to 3072 Msps

Keywords:

References

.
Search In Abstract Of Papers:
Other Papers In This Journal:
  1. Wide-locking range ÷3 series-tuned injection-locked frequency divider
  2. Evaluating the use of adder compressors for power-efficient HEVC interpolation filter architecture
  3. Analytical modeling methodology for ultrawideband low noise amplifiers with generalized filter-based impedance matching
  4. Low-voltage low-power improved linearity CMOS active resistor circuits
  5. Systematic design of analog integrated circuits using ant colony algorithm based on noise optimization
  6. Clock jitter impact on the performance of general charge sampling amplifiers
  7. Automatic tuning of digitally-controllable positive-feedback OTAs in continuous-time sigma–delta modulators
  8. The “Analog Journal” celebrates its 20th Anniversary!
  9. Power fingerprinting in SDR integrity assessment for security and regulatory compliance
  10. Voltage mode third order quadrature oscillators using OTRAs
  11. Construction of CDBA and CDTA behavioral models and the applications in symbolic circuits analysis
  12. High speed BiCMOS linear driver core for segmented InP Mach-Zehnder modulators
  13. Modeling, simulation and implementation of circuit elements in an open-source tool set on the FPAA
  14. A 2.4-GHz low power polar transmitter for wireless body area network applications
  15. A 1-mW K-band gate AC-coupled VCO with 0.25 V supply voltage
  16. A technique for improving gain and noise figure of common-gate wideband LNAs
  17. On the design of feed-forward ΣΔ interface for MEMS based accelerometers
  18. On the design of feed-forward ΣΔ interface for MEMS based accelerometers
  19. Energy-efficient and area-efficient tri-level floating capacitor switching scheme for SAR ADC
  20. Implementation of an SDR system using an MPI-based GPU cluster for WiMAX and LTE
  21. A digital processor for full calibration of pipelined ADCs
  22. A wide-range VCO with an automatic frequency, amplitude and gain calibration loop
  23. A digitally-assisted error compensation grouping method for element matching improvement in data converters
  24. Low-power operational transconductance amplifier with slew-rate enhancement based on non-linear current mirror
  25. A novel design of local-feedback MOS transconductor using techniques for cancellation of mobility degradation and linearization of differential output current characteristic
  26. A high-frequency CMOS multi-modulus divider for PLL frequency synthesizers
  27. A high speed four-stage operational amplifier in 65 nm CMOS
  28. Optimal superior-order curvature-corrected voltage reference based on the weight difference of gate-source voltages
  29. A low-cost programmable clock generator for switched-capacitor circuit applications
  30. Quantum-inspired evolutionary algorithm for analog test point selection
  31. A 1-V, 6-nW programmable 4th-order bandpass filter for biomedical applications
  32. An adaptive voltage scaling DC–DC converter based on embedded pulse skip modulation
  33. High-Gain Class-AB OTA with Low Quiescent Current
  34. A 1.8 V tri-mode ΣΔ modulator for GSM/WCDMA/WLAN wireless receiver
  35. A self-powered power conditioning circuit for battery-free energy scavenging applications
  36. Fully integrated 1.2-μA and 13-μA quiescent current LDOs with improved transient response
  37. On the design of active inductors with current-controlled voltage sources
  38. Design of a laminated current cell relocation 12-bit CMOS D/A converter with a high output impedance technique and a merged switching logic
  39. New RF power amplifiers modeling and identification for wideband applications
  40. Novel detector implementations for 3G LTE downlink and uplink
  41. A low-power transmission-gate-based 16-bit multiplier for digital hearing aids
  42. Comment on “realization of series and parallel R-L and C-D impedances using single differential voltage current conveyor”
  43. A 2.4 GHz low power wireless transceiver analog front-end for endoscopy capsule system
  44. A broad-band V-band power amplifier using a reduced access-resistance transistor layout in 65-nm CMOS
  45. Comparison of high impedance input topologies with low EMI susceptibility
  46. Nonlinear modeling and analysis of a Doherty power amplifier driven by non-constant envelope signals
  47. Hybrid delta-sigma ADC
  48. A 1-GS/s 6-bit folding and interpolating ADC in 0.13-μm CMOS
  49. Introduction to the Special issue on IEEE-Latin American Symposium on Circuits and Systems
Search Result: